





## In-Class Exercise: Tracing program execution (machine code)

Consider the following LC3 program stored in memory. The leftmost column is the address, and the other columns specify the 16 bit value stored at that address; for example, address x3005 stores the 16-bit value 0101 010 010 1 00010 (the figure shows the value for each of the bits from bit 15 to bit 0) – this is an encoding of the instruction R2= R2 AND #2 (00...0010 in binary). Assume that at the start of the program R4 contains #6 and R2 contains #0. What do the instructions at addresses x3000, x3001 and x3002 do ? What is the outcome of executing these

instructions is	what hannone	during avagution	of this program?
instructions – i.e	what happens	during execution	of this program?
		0	

Address	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
x3000	0	0	1	0	0	1	0	0	0	0	0	0	0	0	1	1
x3001	0	0	0	1	0	1	1	0	1	0	1	1	1	0	0	0
x3002	0	0	0	0	1	1	0	0	0	0	0	0	0	0	1	0
x3003	0	0	1	1	1	0	0	0	0	0	0	0	0	0	1	1
x3004	0	0	0	0	1	1	1	1	1	1	1	1	1	0	1	1
x3005	0	1	0	1	0	1	0	0	1	0	1	0	0	0	1	0
x3006	0	0	0	0	0	1	0	1	1	1	1	1	1	1	0	1
X3007	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## Solutions:

Program has an infinite loop.

- 1 Address x3000: LD instruction, with offset 3, and PC would have been incremented by 1 after fetching instruction at x3000 therefore PC is now x3001. So instruction is: Load from PC+3 into Register R2 = load from memory address x3004. R2= 0x0FFB (4091).
- 2 Address x3001: ADD (immediate) instruction since bit5=1. Therefore Add R2 and immediate value 11000 = -8 and store into R3 ; therefore R3= 4091-8.
- 3 Address x3002: Branch instruction if result Neg or Zero. Result is positive therefore branch not taken and next instruction at x3003 is executed.
- 4 Address x3003: ST instruction with offset 3 and PC is now x3004. Store contents of R4 to address PC+3 = x3007. Stores value #6 to address x3007
- 5 Address x3004: Branch on N or Z or P branch always taken to PC+ (11..11011) = PC -5 = x3000...loop back to start (program is in an infinite loop)

For reference, suppose contents at memory address x3004 were x0005 (#5). Then:

- Address x3000: LD instruction, with offset 3, and PC would have been incremented by 1 after fetching instruction at x3000 – therefore PC is now x3001. So instruction is: Load from PC+3 into Register R2 = load from memory address x3004. Therefore R2= 5 after instruction executed.
- 2 Address x3001: Add R2 and immediate 11000 = -8 and store into R3 ; therefore R3= 5-8 = -3 (111101 binary)
- 3 Address x3002: Branch to PC+2 if result Neg or Zero= branch taken to PC+2 (since R3= -3) so next instruction to be fetched and executed is at x3005
- 4 Address x3005: AND (immediate) R2 = R2 AND 000010 (#2) = 00...0101 AND 00...0010 = 0000 = #0

5 Address x3006: Branch on Zero to PC-7 = branch taken (since R2=0) to PC-7 = x3000 (program loops again – infinite loop)

Assembly language equivalent

Start LD R2, #3 ADD R3, R2, # -8 BRnz Goto ST R4, #3 BRnzp Start Goto AND R2, R2, #2 BRz # Start